Multifunctional ferroelectric materials offer a wide range of useful properties, from switchable polarization that can be applied in memory devices to piezoelectric and pyroelectric properties used in actuators, transducers and thermal sensors. At the nanometer scale, however, material properties are expected to be different from those in bulk. Fundamental problems such as the super-paraelectric limit, the influence of the free surface, and of interfacial and bulk defects on ferroelectric switching, etc., arise when scaling down ferroelectrics to nanometer sizes. In order to study these size effects, fabrication methods of high quality nanoscale ferroelectric crystals have to be developed. The present paper briefly reviews self-patterning and self-assembly fabrication methods, including chemical routes, morphological instability of ultrathin films, microemulsion, and self-assembly lift-off, employed up to the date to fabricate ferroelectric structures with lateral sizes in the range of few tens of nanometers. C 2006 Springer Science + Business Media, Inc.
Introduction
Ferroelectrics are, and will be, widely used in many applications that require sizes down to the nanometer range [1] . It is a challenge to fabricate structures in this range using both lithography ("top-down" approaches) and selfassembly methods ("bottom-up" techniques). Whereas conventional lithographic systems work usually with a resolution of about 100 nm, self-assembly approaches are mainstream methods for the fabrication of structures smaller than 50 nm.
All lithography-based patterning techniques are topdown approaches and represent the basis of nowadays microelectronics technology. They are very well suited to fabricate structures with very good spatial resolution and positioning precision, but are intrinsically limited to structures the sizes of which are well above the lowest nanometer-scale sizes. Thus there is a considerable interest in other fabrication methods which are not based on carving thin films, but rather on building structures from the bottom using atoms and molecules. These bottom-up methods will in principle allow the inexpensive fabrication of structures with sizes of 10 to 20 nm in a parallel approach. The primary disadvantage of the bottom-up methods is the random positioning of the obtained nanostructures that will make a precise interconnection of them virtually impossible.
Successful strategies and routes have been developed to synthesize nanoscale materials of numerous simple systems such as semiconductors (Si, CdS, InAs/GaAs) or metals. Complex systems such as ferroelectric oxides, or any muticomponent oxides belonging to the class of functional materials, are not systematically addressed so far, in spite of the general possibility to discover a new class of nanomaterials with unique properties. Recently, the first attempts to prepare ferroelectric nanostructures via bottom-up approaches have been published. The approaches can already be classified in two main routes, viz. physical and chemical routes, which are obviously based on different principles. The general characteristics of both routes are the following.
Self-patterning via physical routes
It was recognized that crystallization at all scales, but mostly at nano-and mesoscopic scales, is an important self-assembly strategy in the synthesis and fabrication of small structures. Well-known physical growth concepts, such as island growth, have already been successfully applied to grow nanosize dots of germanium on silicon, or of InAs on GaAs. An important role is played by the lattice mismatch between the substrate and the deposited film. Depositing an epitaxial thin film onto a singlecrystal substrate with high lattice mismatch, the initial stages of the growth process are characterized by either the island (Volmer-Weber) or layer-than-island (StranskiKrastanov) growth modes. In contrast to the layer-bylayer (Frank-van der Merwe) growth mode, which results in a smooth uniform film, the two former growth modes 1.2. Self-patterning via chemical routes A number of interesting fabrication approaches appear to be based on chemical routes. Using simple chemical routes it is possible to fabricate nanosize crystals or nanoparticles in colloidal suspensions, which can later be spread onto any substrate surface. After evaporating the solvent, the nanoparticles can be crystallized in two-or even three-dimensional arrays. Although obtaining a regular array of particles is not an easy task, self-assembly concepts based on the reduction of the interfacial energy at the fluid-solid or fluid-fluid interface-concepts that have proven valid for simple systems such as CdS [4]-can be used for more complicated systems such as ferroelectric oxides. One of the most promising routes is based on the microemulsion concept in which a water-in-oil emulsion is produced using a surfactant. Such an emulsion consists of nanometer-size water droplets uniformly dispersed in an oily solvent. This microemulsion can be used to hydrolyse a complex metalorganic precursor. The nanodroplets act as nano-reactors in which the hydrolysis of the precursors takes place and, if the optimum conditions are fulfilled, the final reaction product consists of monodisperse nanosize particles [5] .
2. Self-patterning via physical routes 2.1. Self-patterned nano-electrodes From the historical point of view the first paper that introduced the concept of ferroelectric nanocells was most probably the paper on nanosize bismuth oxide electrodes obtained by self-assembly [6] . Although not concerned with intentional fabrication, it yet triggered a first concerted effort to obtain and characterize nanoscale ferroelectrics. The authors had observed that during deposition of epitaxial Bi 4 Ti 3 O 12 (BiT) thin films onto silicon substrates, under certain deposition conditions rectangular planar arrays of bismuth-containing crystalline electrodes showing metallic conductivity-"nano-electrodes"-can be obtained on the surface of the epitaxial BiT thin films (Fig. 1) .
The bismuth titanate film was deposited on top of an epitaxial layer of La 0.5 Sr 0.5 CoO 3 (LSCO) on Si(100), the LSCO layer serving both as an electrode and as an epitaxial template for the ferroelectric film. The nanoelectrodes were uniform and well separated from each other. Depending upon processing conditions the lateral size of the nanoelectrodes was typically 150 nm, yielding an equivalent density of 1 Gbit of ferroelectric cells per chip. The proposed growth mechanism is based on the fact that in bismuth-layered perovskite films any superficial bismuth segregates out as metallic, elemental bismuth at the surface. The deposition taking place in an oxygen atmosphere, the nanoelectrodes were mainly composed of crystalline cubic δ-Bi 2 O 3 , as determined from high-resolution transmission electron microscopy. Cubic δ-Bi 2 O 3 has a defective fluorite structure and is the best ionic conductor known, with a resistivity of only 1 cm at 1023 K [7] . Being ionic conductors, the bismuth-containing islands formed mesoscopic capacitors and offered the possibility of locally measuring the ferroelectric properties of the epitaxial c-oriented BiT film. Probing the nanocells via a conductive AFM tip and using piezoresponse force microscopy (PFM), local switching (see Fig. 2 ) and local hysteresis measurements were performed [8] .
This work was significant, because it demonstrated the possibility of decreasing the size of ferroelectric memory cells into the sub-micron range, with a corresponding
